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FPGA Implementation of a Novel Oversampling
DeadBeat Controller for PMSM Drives
Abstract—This paper presents a novel Oversampling Dead-
Beat (OS-DB) current control approach for Permanent Magnet
Synchronous Motors (PMSMs) drives capable of operating at a
controller sampling frequency multiple of the power converter
switching frequency. Model based controllers suffer form heavy
computational demand and performance degradation due to
parameters uncertainties. The proposed controller concurrently
with FPGA implementation permits to achieve a constant switch-
ing frequency and an optimal current ripple along with a high
current loop bandwidth and robust behaviour to parameters
variation. A disturbance observer has been added to the proposed
controller in order to compensate for the converter voltage
distortions. The proposed control strategy is tested through both
simulations and experiments.
Index Terms—DeadBeat Control, Model Predictive Control,
Oversampling, Permanent Magnet Synchronous Motors.
I. INTRODUCTION
In the field of variable-speed AC drives PMSMs, compared
to other motor types like induction motors, offer several
advantages. They have higher efficiency, higher performance,
compact construction and higher torque per volume ratio. High
performance electrical drives require efficient inner current
control loops due to the intrinsic relationship between current
quality response and torque control. Among the controllers
which can achieve high current loop bandwidth there are
Predictive Controllers [1]. Of particular interest because of its
dynamic performances is the DeadBeat (DB) control which
is able to force the control error to zero in a short finite
time resulting in a fast transient response. Compared to other
predictive control approaches like Finite Control Set Model
Predictive Controller (FCS-MPC), DB combines good dy-
namic performance with a constant switching frequency. FCS-
MPC in fact, do not utilise a modulator leading to variable
switching frequency and, often, to a suboptimal current ripple
[2], [3]. Because of these reasons the DB controller has been
chosen over other controllers in many applications such as
uninterruptible power supply (UPS) [4], [5], PWM rectifiers,
active filters control [6] and motor drive control [7]–[10].
When the MPCs are implemented in a full digital system it is
well-known that one of their main limitations is their complex
implementation [1] which often leads to an inevitable delay
between measurements and control action to the inverter. For
the DB controller this results in doubling the time necessary
to bring to zero the current error. In one controller sample
time it is necessary to measure, calculate and actuate the
control actions, which is often not possible for standard DSP
digital controllers, leading to the introduction of the sample
time delay compensation. However, increasing the processing
speed by using specific digital hardware technology such as
field programmable gate arrays (FPGA) allows to significantly
reduce the calculation time and enabling to measure, compute
and actuate in a single controller sample time. The advantages
of FPGA-based MPC have been investigated in [11]–[14]. The
implementation of the standard DB controller on a FPGA
controller can be found in [15], [16]. The other main limitation
of predictive controllers as well as DB controllers is the strong
dependency of their performances from model parameters.
Machine parameters deviations from nominal ones or simply
lack of knowledge of their values, results in a significant reduc-
tion of both transient and steady state performances as reported
in [2], [6], [8], [17]–[19]. The DB controller performances
are deteriorated not only by parameters uncertainties but also
from the converter voltage non-linearities such as the dead
times (DT), voltage drops and unideal turn-on and turn-off
of the devices. Previous work has been done combining the
DB controller with a standard PI to reduce the performance
deterioration due to voltage non-linearities and parameters
mismatches [7], while in [5] the control sensitivity from model
uncertainties is reduced by introducing a disturbance observer
for the DB controller.
This paper investigates a new DB approach in order to
operate at an increased controller sampling frequency without
increasing the commutation frequency of the power converter.
The proposed OS-DB controller is obtained by discretizing the
system equations over a variable sample time Ts(i) resulting
in an increased control sampling frequency. Although the
proposed oversampling approach increase the robustness to
machine parameters variation, on the other hand it introduces
a distortion in the control voltages fed into the PWM. To
eliminate this behaviour a compensation strategy has been
developed and successfully validated. Furthermore, a reduced
order Luenberger disturbance observer has been added to OS-
DB controller to remove steady-state errors due to inverter
non-linearities and parameters mismatch. The whole controller
has been implemented in FPGA in order to increase the tran-
sient performances and avoid the step delay compensation. The
proposed technique permits to achieve a constant switching
frequency and an optimal current ripple along with a high
current loop bandwidth and robust behaviour to parameter
variation. The paper is organized as follows: in Section II
PMSM model is presented. Section III presents the standard
DBCC for a PMSM. Sections IV and IV-A illustrate the new
variable sample time OS-DB while the disturbance observer
is presented in Section V. Simulation and experimetal results
are shown in Section VI and VII respectively. Finally, Section
VIII reports the conclusions.
II. PMSM MATHEMATICAL MODEL
The considered electrical system is a 3-phase, p-pole, wye-
connected permanent magnet synchronous machine [20]. The
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stator windings are identical sinusoidally distributed windings,
displaced of 120◦ with resistance Rs. The magnetic axes of
the stator windings are denoted by the as, bs and cs axes. The
machine voltage and flux equations in the abc reference frame
are reported in matrix form in (1){
Vabc = RIabc + λ̇abc
λabc = LabcIabc + Λr
(1)
where Vabc, Iabc, λabc and Λr are the stator phase voltages,
phase currents, stator fluxes and the rotor permanent magnets
flux linkage with the stator windings. R is a diagonal matrix
with Rs on the diagonal, Labc and Λr are reported in (2) and
(3) respectively. λm is the peak flux linkage established by the
rotor permanent magnets.
θ is the rotor angular position of the machine measured as
the displacement of the quadrature axis (q) from the magnetic
axis of phase as. The direct axis (d) is lagging of 90◦ behind
the q axis. Transforming the machine phase voltages equations
and the stator fluxes of (2) on the rotor synchronous reference
frame the following system is obtained:
Vq = Rsiq + ωλd + λ̇q
Vd = Rsid − ωλq + λ̇d
λq = Lqiq
λd = Ldid + λm
(4)
where ω is the machine electrical speed, Lq and Ld are the q
and d axes inductances respectively. The relationship between
LA, LB and the machine’s inductances Lq and Ld in the








In order to digitally implement the model based controller, the
discretization of the plant equations is necessary. Firstly the






































The discretized state-space form of the plant (6) around a
























Considering the Taylor expansion of Φ and Γ and ignoring
the quadratic and higher-order terms the final matrices of the





















III. STANDARD DEAD-BEAT CONTROL
The standard Dead-Beat control can be obtained from the
discretized plant equations (7) and (8). By substituting the
desired q, d current references to the iqk+1 and i
d
k+1 terms and





















Note that the reference value iRefk+1 is needed, but can be
assumed to be equal to iRefk since Ts is sufficiently small
compared with the time constant of the system. Therefore
the reference can be considered constant over Ts. The q, d
voltage control actions calculated in (9) are the one that, if no
saturation occurs, permit to reach the current references in one
sample time Ts. The digital implementation of the standard
DB control is possible only if the control action calculation
time is negligible respect to the system sample time. Often
this condition is not satisfied for standard microcontroller
implementations leading to the necessity of taking into account
one sample time delay as explained in [1]. The delay can be
neglected in a real-time application only if the computational
time is significantly reduced to be negligible compared to Ts.
Labc =

Lls + LA − LBcos(2θ) −
1
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Fig. 1. Carrier and variable sample time for the OS-DB.
IV. OVERSAMPLING DEAD-BEAT CONTROL
The new DB approach here proposed operates at an in-
creased controller sampling frequency without increasing the
commutation frequency of the power converter. Referring to
Fig. 1, Tx is the controller sampling period while Tc is the
modulator carrier period. In order to increase the controller
sampling time Tx without changing the switching frequency
(i.e. the modulator carrier frequency) some consideration
should be done. If the control approach described earlier
is simply implemented to a higher frequency, the system




the interaction with the modulator. The control voltages (9) in
fact, are optimal only if they are equal to the inverter output
voltages averaged on a Tx period. Using a modulator however,









Fig. 1 shows a variable sample time Ts(i) that depends on
the oversampling coefficient nc and the modulator triangular




− iTx = (nc − i)Tx (11)




i.e. at the end of each carrier segment. In order to take into
account the variable sample time of the controller, (11) can




















The matrices ΦTs(i) and ΓTs(i) are identical to (8) where
Ts has been substituted with (11). Please observe that the time
subscript k of (12), according to Fig. 1, increases every Tx by
1 according to the new oversampling coefficient nc . The DB-
OS controller output voltages are obtained from (12) resolving





















Therefore the controller voltages k + nc are calculated nc
times, where each time the sample time is reduced by Tx. As
already mentioned, one of the main problems of predictive
controllers is the strong dependence by the model parame-
ters. In fact, in real applications, both the stator resistance
and inductance can vary causing a significant degradation in
the DB controller performances. The oversampled technique
investigated allows to compute the controller equations with
higher frequency therefore reducing the effect of incorrect
predictions due to parameters variation from the rated ones.
A. Voltage distortion compensation
It can be seen in Section III the standard DB current loop
controller is able to achieve one sample time dynamic response
to a variation in current references if no variation of the PMSM




with a reducing sample time. For a
standard controller that operates at a frequency equal or double
the converter switching frequency, it is true that the controller
voltage computed will be equal to the average voltage applied
by the converter over a sample time. Instantaneously, this
relationship is not true, in fact due to their intrinsic discrete
nature, power converters are able to output only a finite number
of the voltage. For a standard three phase two level Voltage







and they are modulated according to PWM
principle to achieve, on average, the reference voltage. OS-
DB controller runs nc times over half of a carrier period. It
means that the reference voltage generated cannot be applied,
not even on average, in a single controller sample time Tx.
For this reason, a compensation term must be added to (13).
According to the PMSM model the qd currents at the time
instant k + i can be predicted from the previous time instant








































where the PMSM matrices ΦTx and ΓTx correspond to (8),
but discretized over a time Tx. Equations (14) and (15) predict
motor currents at time instant k + i assuming at the previous
sample time k+ i− 1 has been applied the controller voltage
V Ck+i−1 or the real voltage V
R
k+i−1 respectively. By replacing
(14) and (15) in (13) the controller voltages at the time instant
k+ i in dependence of V Ck+i−1 and V
R
k+i−1 are obtained as in
(18) and (19).
A compensation terms for both q and d axis can be





















V qCk+i−1 − V
qR
k+i−1
V dCk+i−1 − V dRk+i−1
] (16)




















B. Real Voltages Calculation and OS-DB Controller Imple-
mentation
As it can be seen from (16) in order to compute the
compensation terms for the OS-DB it is necessary to know
both the controller and real voltages applied at the previous
time instant. The controller voltages V Ck+i−1 can be stored in
memory in order to be used at the actual time instant while
the real voltages V Rk+i−1 applied by the converter need to be
computed. Fig. 2 shows the standard Pulse Width Modulation
TABLE I
MODEL PARAMETERS.
Lq 4.1 [mH] Ld 2.58 [mH]
Rs 1.35 [Ω] p 4 [-]




Vdc 300 [V] DT 2.2 [µs]
fsw 10 [KHz] Tc 100 [µs]
Tx 10 [µs] nc 5 [−]
(PWM) for a generic phase j and the correspondent converter
leg voltage. The knowledge of the carrier and the phase
reference signal are enough to calculate the phase voltage.
Knowing the time instant tsw at which the modulating voltage
crosses with the carrier the average voltage applied by the














The performances of the DB control such as the dynamic
behaviour and steady state offset are strongly dependant on
the knowledge of the plant model and its parameters. Any
mismatch in the modelization of the plant or uncertainty in
the parameter will lead to a deterioration of the performances.
It can be noticed from (9) and (17) that both for the DB and
for the OS-DB control there is no integral action. Therefore
any uncertainty in the stator resistance, flux established by the
rotor permanent magnets, inverter non-linearities and influence
of external disturbances would lead to a current steady state
offset. To avoid this problem a reduced order estimator for the
voltage disturbances has been modelled and implemented. The
overall control block diagram with the reduced order Luen-
berger disturbance estimator is shown in Fig. 3. Assuming the
























































































Fig. 2. PWM and phase leg voltage.
Fig. 3. Block scheme of the complete control structure.
and where Vdq and Vdd are the voltage disturbances. The
















The plant discretized model in the state space form consid-






























The state of the plant is augmented by two by taking into
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Finally the reduced order Luenberger estimator has been






















where Lr is a 2x2 matrix representing the Luenberger gain
which has to be calculated in order to obtain the desired
estimator dynamic.
VI. SIMULATIONS RESULTS
The proposed method has been firstly analyzed in simula-
tion using Matlab-Simulink and the Xilinx System Generator
toolbox in order to test the FPGA code in closed loop with
the entire system. The overall control structure implemented
is presented in Fig. 3. The OS-DB block implements the
controller described in Section IV and IV-A while the esti-
mator block implements the equations described in Section
V. The proposed OS-DB controller is not affected by the
control strategy used to regulate the motor speed. Therefore,
for clarity and simplicity, a standard proportional integral (PI)
controller has been used for the speed loop. Furthermore since
the focus of this work are the current loop performances, no
current profiling technique like Maximum Torque Per Ampere
(MTPA) has been implemented and the torque is generated
using only iq , while id is controlled to zero. As reported in [21]
the recursive least square method has been used to estimate
both the electrical and mechanical parameters of the motor.
The parameters used to simulate the model correspond to the
real ones and are reported in Table I. The proposed oversam-
pled predictive controller measures and computes every Tx but
actuates only once every
Tc
2
. Considering a PMSM drive with
controller sample time of 50µs, converter switching frequency
of 10KHz and an oversampling coefficient nc of 5 then the
sampling period Tx of the OS-DB controller is 10µs.
Firstly the performances of the OS-DB controller are com-
pared with the standard DB controller when no parameter vari-
ation occurs. Fig. 4 shows the dynamic behaviour in response
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Fig. 4. System response to a reference id step from 0.9 to 3 A. reference
current id (black line), DSP DB id (magenta line), FPGA DB id (blue line),
OS-DB id (red line).
to a id step from 0.9 to 3 A at standstill of three different
controllers: the standard DB controller implemented in DSP
(with the step delay compensation), the FPGA implemented
DB and the OS-DB, also FPGA implemented. It can be noticed
how the DSP DB controller response is one sampling time
50µs slower compared to the other controllers. The ideal
current response with only one sample time delay is achieved
for both the FPGA DB and for the new proposed OS-DB
controller (superimposed red and blue lines in Fig. 4). Since
intrinsically the performances of the DSP implemented DB
are inferior to the other controllers, it will not anymore be
considered in the following. The voltage reference distortion
introduced by the uncompensated OS-DB and the dynamic
performances degradation are shown in Fig. 5 and Fig. 6
respectively. It is evident how the introduced compensation
result to be necessary if low distortion and fast transient
response want to be achieved. The main advantage of the
proposed controller is the ability to achieve better transient
performances when a machine parameter variation happens.
The transient and steady state performances are evaluated
for an Ld reduction and increment from the rated parameter
of 50%. Fig. 7 shows how the OS-DB maintains the same
transient performances even when a significant parameter
variation occurs. Fig. 8 shows instead how the phase current
profile remains unchanged when the controller operates with
and without parameter variation. It is clear how the proposed
controller significantly improves the transient response under
parameters uncertainties while not degrading the steady state
behaviour. In Section VII a more in depth analysis of the
controller performances under different working conditions is
carried out.
VII. EXPERIMENTAL RESULTS
The proposed method has been finally tested on an experi-
mental set-up composed by a PMSM coupled with a DC motor
as shown in Fig. 9. The PMSM is fed by a two level IGBT
converter while the control board specification can be found in
[22]. The overall control performances have been tested under
different operating conditions for two cases: rated parameters
and parameters variation.
Fig. 5. OS-DB voltage references. Top panel: compensated OS-DB. Bottom
Panel: uncompensated OS-DB.
Fig. 6. OS-DB response to a reference id step from 0.9 to 3 A. Reference
current id (black line), uncompensated OS-DB id (blue line), compensated
OS-DB id (red line).
A. Rated Parameters
When the OS-DB predictive controller parameters coincide
with the PMSM ones it can be referred to as the rated
parameter case. Fig. 10 shows how the same performances
expected in simulation are obtained on the experimental set-
up for an id step from 0.9 to 3 A at standstill. The transient
response of the OS-DB is equivalent to the one of the
FPGA implemented DB. Fig. 11 shows the same id transient
comparison of performances of the DB FPGA implemented




controller performances on the quadrature axis are evaluated
controlling the speed with the load dc motor and asking for
an iq step on the PMSM. Fig. 12 shows a iq step from 0.9 to





As already mentioned the main problem of predictive con-
trollers is the strong dependency of the controller from the
model parameters. In order to verify the robustness of the
proposed controller to parameters uncertainties an experimen-
tal analysis has been carried out. In a real application both
the stator resistance and the inductance can vary. The first
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Fig. 7. OS-DB id step from 0.9 to 3 A at ωm 50
rad
s
. Top panel: 50%
Ld increment. Reference current id (black line), DB FPGA implemented id
(blue line), OS-DB id (red line). Bottom Panel: 50% Ld reduction. Reference
current id (black line), DB FPGA implemented id (blue line), OS-DB id (red
line).




panel: 50% Ld increment. DB FPGA implemented ia (blue line), OS-DB ia
(red line). Bottom Panel: 50% Ld reduction. DB FPGA implemented ia (blue
line), OS-DB ia (red line).
one is mainly affected by temperature with an uncertainty
up to 30% while the latter can change due to ferromagnetic
saturation. Variation in stator resistance or flux established
by the permanent magnets mainly affects the steady state
performances of the controller but since a disturbance observer
has been implemented any possible steady state offset would
be cancelled. In order to emulate the saturation of the ferro-
magnetic core the controller inductance is set to be higher of
the machine one. In this way the controller will see a lower
machine inductance as wanted. On the other hand a controller
inductance lower than the machine one could represent the
case of poor knowledge of the PMSM parameters. The test,
whose results are reported in Fig. 13, has been performed with
an increase of the controller Ld inductance of 50% of the
nominal value with respect to the PMSM one while Fig. 14
shows the test where a reduction of 50% has taken place. As it
can be noticed the OS-DB achieves a faster transient compared
to the standard implemented FPGA DB in both cases of
inductance variation. Fig. 15 shows the experimental results
for a iq transient derived from an increase of the controller
Fig. 9. Experimental set-up: 2L-VSI (white rectangle), control board (yellow
circle) and motors.
Fig. 10. System response to a reference id step from 0.9 to 3 A at standstill.
Reference current id (black line), DSP DB id (magenta line), FPGA DB id
(blue line), OS-DB id (red line).
Lq inductance of 50% while Fig. 16 shows the same transient
at a different speed and for a reduction of 50% of the nominal
value with respect to the PMSM one. Also for the quadrature
axis inductance under any mismatch the OS-DB outperforms
the standard FPGA implemented DB.
VIII. CONCLUSIONS
In this paper a novel OS-DB current control approach for
PMSMs drives operating at a controller sampling frequency
multiple of the power converter switching frequency has been
proposed. A disturbance observer has been implemented to
estimate the converter voltage distortions. The FPGA im-
plemented OS-DB controller permits to achieve a constant
switching frequency and an optimal current ripple along with a
high current loop bandwidth and robust behaviour to parameter
variation. Both simulative and experimental results show that
the proposed controller performs as a standard FPGA imple-
mented DB controller when the controller parameters coincide
with the machine parameters. The robustness of the model-
based controller and observer with respect to parameter mis-
matching has been investigated showing that the performances
largely increase when a OS-DB solution is adopted.
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Fig. 11. id step from 0.9 to 3 A at ωm of 150
rad
s
. Reference current id
(black line), FPGA DB id (blue line), OS-DB id (red line).
Fig. 12. iq step from 0.9 to 3 A at ωm of 130
rad
s
. Reference current iq
(black line), FPGA DB iq (blue line), OS-DB iq (red line).
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